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Abstract - An all-lag reference-code correlator generates 
an all-lag even- or odd-correlation vector at a rate equal to 
the rate of incoming data samples. Direct implementation 
of an all-lag reference-code correlator requires N parallel 
correlators, and the resultant degree of complexity is of the 
order N 2 ,  where N is the length of the reference code. In 
a previous paper, a recursive form for generating all-lag 
even correlations was derived. In this paper, we derive the 
recursive form for generating all-lag odd correlations. It is  
shown that the corresponding correlator can be 
implemented with a complexity approximately equal to that 
of a single parallel correlator. That is, the degree of 
complexity of the proposed recursive all-lag reference-code 
correlator is of the order N .  Thus, substantial reduction in 
the implementation complexity is achieved. 
I. Advantages of all-lag correlators and the 
need for efficient implementation 
An all-lag reference-code correlator correlates a stream 
of data samples, (d,}, with 0, 1, ... , N - 1 lags of a 
length- N reference code sequence, { co , c1 , , C N - 1 )  , and 
thereby produces a stream of all-lag even-correlation 
vectors, (r"}, or a stream of all-lag odd-correlation vectors, 
(E}, at a rate equal to the rate of incoming data samples. In 
C =  
cl 1 -c2 -c3 -c4 CO -cI -c2 -c3 "' -CN-l CO 
are N x N matrices, and 
d, = [d,,-(N-l). dn-(N-2), * a ,  d,,-~, d,IT (5) 
is a data vectoi containing N most-recent data samples. 
The subindex m of rm,,, and Tm,,, refers to a lag of the 
reference code sequence while the second subindex n is 
time. 
A. Advantages 
Interest in all-lag reference-code correlators arises 
because they provide more correlation information than 
serial correlators, parallel correlators and banks of serial 
correlators, the latter three types of correlators being 
commonly used in practical situations [1]-[9]. We shall 
illustrate the advantages of all-lag correlators by 
considering the acquisition process of a direct-sequence 
spread-spectrum (DSSS) signal [lo]. Consider first the 
case of using a parallel correlator that correlates a sequence 
of DSSS signal samples [d,,) with a reference code (c,) 
and generates a sequence of correlation values, {U,), at a 
rate equal to the rate of incoming signal samples, where 
(6) = N - I )  cldn-(N-2) + c2dn-(N-3) 
+**'+C~-2d,,-l + CN-ld,, 
is the correlation result obtained at the nth sampling 
instant. The reference-code length N is normally selected 
such that it is equal to the length of the spreading sequence 
multiplied by the number of samples per chip. Before 
acquisition, the DSSS signal is not code-aligned with the 
receiver's copy of the reference code sequence. Since the 
reference-code length is N , we can code-align, or acquire, 
the incoming DSSS signal at the receiver by computing N 
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correlation values corresponding to the correlation of the 
signal with 0, 1, ... , N - 1 lags (or delays) of the reference 
code. %e receiver is therefore required to compute 
U" = C0dn-(N-1)  + Cld,,-( N - 2 )  +. * '+CN-ld,  
%+I = cOdn-(N-2) + cl&( N - 3 )  +* * '+cN-ldn+l 
(7) 
U,+N-2 = cod,-, + Cldn +. * .+CN-ldfl+N-2 
u"+N-l = cod, + cldn+l +**'+CN-ldn+N-l  
and the acquisition circuit determines which one of these 
values has the largest magnitude. Acquisition is declared 
on the time position where the largest magnitude occurs. 
In the absence of data modulation embedded in the 
DSSS signal, the signal is a periodic repetition of the 
reference code sequence. The intended information 
contained in signal samples dn+l ,  d,,+2, ..- , dn+N-l is also 
contained in d,,-(N-l), dfl-(N-2)r , dfl-lr respectively, so 
that (7) can be expressed as 
U, = +cld,_(N-2)+..'+CN-1dn 
%+I = C0dn-(N-2)  C ldn- (N-3)+" '+CN- ldn- (N- l )  
(8) 
U , + N - ~  = Cod,,-, + C1dfl+...+C~-1dn-2 
U,+N-l = cod, + cld,,-(N-l)+..'+CN-ld"-l 
Thus, computation of U,, u , + ~ ,  e - .  , u,+~-~ is equivalent to 
computing r,, given by (1). Rapid acquisition of the 
incoming DSSS signal is achieved by locating the time 
position having the largest magnitude among rm,,,, m = 0, 
1, , N - 1. It is apparent that acquisition of a DSSS 
signal by using r,, can be achieved in a duration of N 
consecutive sampling periods while acquisition using a 
parallel correlator involves a larger data block of 2 N  - 1 
samples. 
In the presence of antipodal data modulation, that is, 
when the symbols are either +1 or -1, successive symbols 
may or may not have a transition in polarity. When 
successive data symbols contained in DSSS signal samples 
dn-(N-l), d,,-(N-2)r - 1 .  , dn+N-l have the same sign, it is 
easy to show that computation of U,, u,+~, , u , , + ~ - ~  is 
equivalent to the computation of r,. Acquisition is 
declared at the time position having the largest magnitude 
among rm,,,, m = 0, 1, , N - 1. When successive data 
symbols are opposite in sign, using only the information 
contained in r, is not sufficient for acquisition unless data 
transition occurs at the zeroth-lag position, a condition that 
does not occur frequently. To achieve rapid acquisition, we 
make use of the information provided by both r, and F, . In 
case successive data symbols are opposite in sign, the 
correlation peak among %.,,, m = 0, 1, , N -  1, is 
located where data transition occurs because of an 
intentional reversal of sign during correlation of the signal 
as seen from ( 2 ) .  Therefore, a data-modulated DSSS signal 
can be acquired by locating the time position having the 
largest magnitude among the elements of r,, and F,,. Note 
that acquisition can be accomplished when. r,, and F, are 
available, that is, after N signal samples are obtained. On 
the other hand, acquisition using a parallel correlator 
requires a time of 2 N  - 1 sampling periods. 
B. Implementation problems 
Direct implementation of an all-lag reference-code 
correlator is by means of N parallel correlators, where the 
mth parallel correlator, m = 0, 1, , N - 1, correlates a 
block of data samples given by d, with the sequence taken 
from the mth row of C or according to whether even- or 
odd-correlation values are to be generated, and produces a 
sequence of correlation results {rm,,) or (Tm,,) at a rate of 
one result per sampling instant. A practical method to 
implement a parallel correlator is based on the systolic 
array architecture [l], [2]. Table 1 lists the required 
numbers of multipliers, adders, etc., for implementing a 
parallel correlator, wherein the results are taken from [ 111. 
It is apparent that a parallel correlator comprises N 
multipliers, N - 1 adders and N - 1 storage elements, so 
that the degree of implementation complexity is of the 
order N .  Since an all-lag reference-code correlator 
implemented using the direct approach comprises N 
parallel correlators, the degree of implementation 
complexity is of the order N 2 .  The resultant 
implementation complexity is especially significant when 
the reference-code length N is large. 
Recently, the authors [ 1 11 have derived a recursive 
form for generating all-lag even-correlation vectors. It has 
been shown that the resultant correlator can be efficiently 
realized with a complexity approximately equal to that of a 
single parallel correlator. That is, the resultant 
implementation complexity is of the order N .  For 
reference, we indicate that the correlator requires N 
multipliers, N + 1 adders, 2 N  storage elements and 1 
negator (Table 1). This result enables system designers to 
utilize all-lag correlation information while keeping the 
implementation cost low. In this paper, we complement the 
work of [ 111 and derive the recursive form for an all-lag 
reference-code correlator that generates odd correlations. 
Implementation aspects are also discussed. 
11. Recursive all-lag reference-code correlator 
for generating {F,) 
We proceed to derive the recursive formula for 
computing F,, based on the same steps as in deriving the 
one for r,, in [ 111. Define an N x N shift,matrix 
667 
- s = .  
(9) 
- 0  1 0 0 ... 0 0- 
0 0 1 0 * - ~ 0 0  
0 0 0 1 ~ - ’ 0 0  
0 0 0 0 e . .  .o 1 
-1 0 0 0 a . .  0 0 
. 0 ,  . .  . . .  . . . .  . . . .  
- - 
which performs a linear transform on a length- N column 
vector by cyclically shifting up the elements by one step 
and reversing the sign of the resultant lowest element. This 
transform is realized in practice by an inverting end-around 
shift register. It is easy to show that 
- 
(10) SN =-I.  
Let C, denote the mth column‘ of for m = 0, 1, e - .  , N 
- 1, namely, 
It can be easily shown that 
m=O 
so that 
- N-1 - 
r,, = dflCN-l + C df l - l+mf-(N- l )~ml-I  . (14) 
m’=l 
Applying (12) to the last expression yields 
d,,-l+me-(N-lpme 
- N-1 - r,, = d,,C,-, + s 
m’=l 
+dfl-,(sC0 f CN-l 1. , (15) 
It follows that the recursive relationship is given by 
which enables generation of F, based on F,,-l. Notice that 
is an inverting end-around rotation of Ffl-l. The 
initial condition is derived as follows. Repeated 
application of (16) for N times followed by an application 
of (10) and (12) yields 
- 
’ Throughout this paper, the left uppermost element of a 
matrix is assigned an index (0,O) rather than the usual 
index (1,l). 
Again, assume that signal samples, d,, ’s, are only available 
for n = 1, 2, 3, and that we want to generate FN, FN+I, 
rN+2, .. . . It is easy identify the desired initial condition to 
be Fo = 0 and do = d-, = ... - d-(N-l)  = 0, so that (17) and 
(2) becomes identical for n = N .  The recursive formula 
(16) can be used thereafter to generate T, , n > N .  
- 
Fig. 1 shows a recursive all-lag reference-code 
correlator that generates {F,) and that is constructed 
according to (16). It is apparent that implementation of this 
correlator requires a length- N shift register for storing the 
input signal sequence, an output storage for storing the N 
correlation results, a negator, N multipliers and N + 1 
two-input adders. Values in the shift register and the 
output storage are reset to zero prior to operation. Table 1 
lists the required numbers of components for realizing this 
correlator, alongside with those results for other correlators. 
Results of Table 1 indicate that the implementation 
complexity of all three correlators is approximately the 
same and is of the order N. 
111. Conclusions 
A recursive form for generating all-lag odd-correlation 
sequences (F,,} has been derived. It has been shown that 
using this recursive form, all-lag reference-code comlators 
can be implemented with a complexity approximately the 
same as that of a conventional parallel correlator. The 
degree of implementation complexity for the recursive all- 
lag reference-code correlator has therefore been reduced 
substantially from order N2 to order N .  
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Results for the parallel correlator and the correlator that 
Required number of 
multipliers adders storage units negator 
- Parallel correlator N N-1 N-1 
Recursive all-lag reference-code 
Recursive all-lag reference-code 
correlator that generates (r,,) N N + l  2N 1 
correlator that generates {Fn) N N + l  2N 1 
Fig. 1. A recursive all-lag reference-code correlator that generates a sequence of all-lag odd-correlation vectors (F,,) . 
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